Influence of BTBT

Preface
The twin goals of low-voltage operation and low power consumption have been pursued for 40 years, since the adoption of the scaling law. In the 1970s, however, the electronics industry did not pay much attention to the scaling law, despite its advantages, because nobody imagined at that time that the industry would grow so rapidly or that the global social infrastructure would be so thoroughly altered by the Internet.
Since the final decade of the twentieth century, the limitations of petroleum-related chemicals and the threat of global warming have compelled industry leaders and scientists to make serious efforts to find solutions. Population pressure is negatively impacting energy resources and global warming, giving the situation particular urgency.
Against this background, many kinds of monitoring technologies using sensors are being developed. However, the power consumption of such products is very high and high-power batteries are needed as a result.
We, the authors, are interested in the development of low-voltage and low-power semiconductor devices to contribute to the energy efficiency of electronic products. In this book we introduce the concept of "low energy" in discussing the above issues. The meaning of "low energy" is described in the following chapters in detail.
We hope that this book will be helpful in developing low-energy device technologies for the electronics industry and the world. The original scaling rule [1] indicated that the dissipation power density (W/cm 2 ) of an integrated circuit is not changed by scaling [1, 2] . However, this guideline is only really applicable to DRAM devices. In most integrated circuits, the supply voltage is not scaled according to the designer's intent, and devices have faced negative impacts, such as hot-carrier phenomena [3] and negative bias temperature instability (NBTI) phenomena [4] , due to high supply voltages [5] . In the twentieth century, central processing unit (CPU) revealed dramatic advances in device performance (high-speed signal processing with increases in data bit length), and the guideline seemed to be ignored (see http://www.depi.itch.edu.mx/apacheco/ asm/Intel_cpus.htm, accessed May 18, 2016).
However, in the 1990s, CPU designers noticed the limitations of CPU cooling efficiency, which triggered an urgent and ongoing discussion of low-power device technology. The following possible solutions have been proposed:
• the introduction of a silicon-on-insulator integrated circuit (SOI IC) strategy based on advanced substrate technology [6] ; • a multicore strategy [7] ;
• a low-voltage strategy [8] .
These major strategic proposals have led the worldwide electronics industry to the Internet of Things.
Business opportunities based on information technology have increased in the real world without taking account of the issues raised by technologies such as cloud computing [9] and datacenter construction (see http://www.datacenterknowledge.com/, 1 accessed May 18, 2016), which have rapidly increased global energy consumption [10] . We must propose viable and innovative ideas on semiconductor device technologies to suppress such global-warming factors.
Information technology has widened perspectives on improving the quality of our future social life. Many companies are creating highly desirable products in the field of sensing technology, such as house monitoring (temperature, humidity, air pollution, fire, human health, security), office monitoring (temperature, humidity, air pollution, fire, security), traffic monitoring (for aspects such as car speed, traffic jams, and accidents), agriculture monitoring (for temperature, humidity, air pollution, rain, wind, lighting, storms), space monitoring (moon, sun, stars, meteorites, and other astronomical phenomena), defense monitoring, and so on. Many of these products use dry batteries or solar power/batteries for 24-hour monitoring. In the case of portable equipment, large batteries are impractical, which has triggered the development of small batteries with high energy density. This is also applicable to cellular phones and smart phones [11] .
In battery-powered sensing devices, the battery volume must be small. This may be achieved by lowering the supply voltage, which in turn reduces the battery energy as it is proportional to the square of the voltage. Hence, it is more important to reduce the dissipation energy than the dissipation power for sensing devices. This will be addressed again later. We must, therefore, contribute to the solution of urgent social problems by proposing low-energy devices and integrated circuits.
History of Low-Voltage and Low-Power Devices
Scaling Scheme and Low-Voltage Requests
Dennard et al. [1] considered the impact of device scaling on device performance. They assumed the device parameters and voltage parameters shown in Table 2 .1 when the so-called "constant-field scaling" method was proposed. They assumed the following expression for the metal oxide semiconductor field-effect transistor (MOSFET) drain current:
where W G is the gate width, L G is the gate length, C ox is the gate capacitance per unit area, μ eff is the carrier mobility, V G is the gate voltage, V TH is the threshold voltage, and V D is the drain voltage. Calculation results for the scaling factor (k) are summarized in Table 2 .2. They reveal the following features of scaled parameters:
1. The electric field in the device and the averaged carrier velocity are static.
2. Capacitance components, including the depletion layer capacitance, shrink at the rate of 1/k. 3. The carrier density of the inversion layer in the "ON" state does not change. 
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One important feature that attracted attention in the 1970s was 6. but the concept of "constant-field scaling" was not adopted in industry until after the 1980s [2, 3] . As a result, feature 6. was successful, but features 7.-9. were lost.
From the latter half of the 1990s, the semiconductor industry was able to employ lower supply voltages. The popularity of cellular phones created new demands on the semiconductor industry. As cellular phones must be extremely portable, they need a small battery; this strong demand resulted in low-voltage IC designs. In addition, many battery vendors contributed to battery downsizing and battery energy density enhancement.
Lowering the supply voltage accelerates device scaling. However, the scaling trend ignored the original concept proposed by Dennard et al. [1] ; the dissipation power of integrated circuits (ICs) per unit area was already much higher than the value estimated by the original scaling concept even though the supply voltage was successfully lowered [4] . The surface temperatures of integrated processor circuits are reaching dangerous values (the intrinsic temperature) [5] . Moreover, we now face the negative influence of several physical device parameters on IC performance because they do not follow any scaling rule. The following are typical of the parameters showing such undesirable behavior:
1. Electric-field induced mobility degradation. 2. Depletion capacitance of poly-Si gate and inversion layer capacitance. 
Parameters
Scaling factor Issue 1. can basically be overcome using strain technology [6] . Issue 2. can be addressed by using high-κ dielectrics [7] , and issue 4. can be improved drastically by the gate-last process [8] and the silicidation process [9] . Issue 6. is aided somewhat by adopting the metal-gate electrode. Issue 5. can be improved by using hetero-junctions and introducing high-κ dielectrics. However, issue 3. remains unresolved because there is no agreement on the design methodology that will allow use of subthreshold operation, or on how to design steep swing devices. Subthreshold logic circuits were proposed to realize the ultimate in low-energy operation [10] . In contrast, steep-swing devices, such as tunnel field-effect transistors (TFETs), were proposed in order to lower the supply voltage and to advance the radio frequency performance of MOSFETs [11] . The TFET device technology is still under investigation, and doesn't yet appear to be a reliable solution for future electronics. It is, however, a leading candidate. This book will discuss the above two concerns; that is, useful applications of subthreshold characteristics and the potential of steep-swing devices.
Before discussing individual solutions, we estimate the power consumption and dissipation energy of conventional complementary metal oxide semiconductor (CMOS) devices. Here we assume the following two equations: We calculated the dissipation energy of ICs using the equations as shown in Figure 2 .1, where we assumed post-1980 device technology. Device parameters assumed in the calculations are summarized in Table 2 .3. Figure 2 .1 raises the following key points:
1. E OFF has significantly increased this century; 2. V TH is approaching the thermal voltage; 3. the subthreshold swing should be steep. The calculation results suggest that we must continuously lower the supply voltage, but also that we will reach its floor (the thermal voltage, ~26 mV at 300 K) [12].
Silicon-on-Insulator Devices and Real History
In the 1980s, silicon-on-insulator (SOI) substrate technology emerged and was commercialized. Before the 1980s, silicon-on-sapphire (SOS) substrate technology was the major material for SOI device applications [13] . The SOI substrate was studied in order to develop high-speed switching devices because the silicon-on-sapphire metal oxide semiconductor field-effect transistor (SOS MOSFET) had a much smaller parasitic capacitance beneath the source and drain diffusions than the bulk MOSFET. However, the SOS material had some serious issues, such as the autodoping of Al from the sapphire substrate and high-density defects near the Si/sapphire interface. The Si-based SOI substrate technology basically replaced the SOS substrate technology because the latter's shortcomings could not be ignored by 1990. Before the 1990s, the electronics industry focused on the signal processing speed of ICs. After the 1990s, however, the industry had to pay attention to IC dissipation power because energy concerns were becoming more pronounced. Accordingly, leading scientists and engineers studied the low-power performance of SOI ICs with low-power dissipation closely [14] , and many companies began studies to develop high-performance ICs [15] . Many scientists and engineers, however, remained skeptical about whether sub-100 nm gate silicon-on-insulator complementary metal oxide semiconductor (SOI CMOS) technology was actually suitable for creating the ICs needed in the twenty-first century because no aggressive technical vision had been published. Such negative perceptions were familiar in the electronics industry because nobody predicted the dramatic expansion of worldwide use of mobile phones and tablet PCs. Before specific ICs for mobile phones were developed, the power supply voltage was still high (~3 V). The voltage level was too high to yield a 100 nm gate SOI CMOS with fully depleted mode operation; the parasitic bipolar phenomenon induces the single-transistor latch [16] , and many engineers were very skeptical as to the reality of scaled fully depleted silicon-on-insulator metal oxide semiconductor field-effect transistors (SOI MOSFETs). Fortunately, in the latter half of the 1990s, many businessmen began to use cellular phones and notebook PCs, forcing the electronics industry to overcome the historical barrier of power-supply voltage. This breakthrough gave the fully depleted SOI devices a good business opportunity with the result that they are used in many commercial electronics products.
Dr Let us consider how we can use the low-power performance of SOI MOSFETs. Intrinsic switching delay time (τ) and dissipation power (P ON ) of SOI MOSFET are given by
where C ox denotes the gate capacitance per unit area, C S,D denotes the source and drain capacitance per unit area, and C P denotes the parasitic capacitance except C S,D . Energy dissipated by a single switching event (τ P ON ) can be estimated as
Estimated dissipation power of IC (P ON ) is given by using the clock frequency ( f clock ):
We must also take account of the standby power of the IC (P OFF ), given by
As a result, the overall dissipation power (P total ) of the LSI is given by
e evices leak D I V (2.9)
In the above expressions, the terms that are significantly different from the estimated values of the bulk MOSFET are those that include C S,D and C P . In SOI CMOS devices, we can predict a reduction in I leak due to a reduction in effective junction area, suppression of I leak increases based on better subthreshold swing values, and C p reductions due to shrinkage of device isolation area, resulting in the suppression of increases in P total . However, as the IC designer is always seeking to enhance signal-processing performance, P ON will increase due to the increase in the value of N device f clock . When the IC designer lowers the MOSFET threshold voltage to raise the switching speed, I leak inevitably increases. Recent P OFF values are comparable to P ON due to I leak . IC designers are suffering from this conundrum. Therefore, one of the primary concerns of this book is how to suppress P OFF as well as whether we can find applications that do not need high-speed performance.
In Part II, we review the fundamentals of conventional MOSFETs, SOI MOSFETs, and TFETs. This part will help readers to follow easily the discussions in the other parts. In Part III, we discuss how we can use the low-energy performance of bulk MOSFETs and how we can apply such devices to low-energy circuits. In Part IV, we review the low-energy performance potential of fully depleted SOI MOSFETs and introduce examples. In Part V, we address the low-energy performance potential of cross-current tetrode (XCT) SOI MOSFETs, which were proposed to realize extremely low energy circuits. In Part VI, the low-energy potential of quantum-effect devices, proposed by taking account of geometrical aspects, is considered. In Part VII, we discuss comprehensively how we can suppress the energy dissipation by using TFETs, one of the more recent quantum-effect devices. In Part VIII, finally, we briefly compare the performance of various devices and review considerations described in Part III to Part VII. We also address the latest low-energy devices, circuit applications, and future perspectives.
